Distributed power inverters with inductive capacitive-inductive (LCL) filters have become popular in distributed power generation system. However, due to unknown grid impedance, the inverters are confronted with challenges of local filter resonance, poor power quality, and multiple interactive resonance. This paper proposes a low-loss active compensator that can counteract effects of the grid impedance on the current control performance of single-phase grid-connected inverter with an LCL filter. The compensator utilizes dual unit point-of-common-coupling voltage feedforward control mechanisms (VFFC), in which one is integrated with the inverter controller, and the other is generated through an extra low voltage source converter (LV-VSC) in series with the filter capacitor. The LV-VSC has no additional passive inductive-capacitive filtering elements and provides very low volt-ampere. To confirm its validity, a single-phase inverter testbed integrated with the compensator was built. The experimental results validate the current-controlled performance enhancement of the proposed inverter system operating under different grid conditions.
Introduction
Distributed renewable energy resources are commonly connected to the power grid through a current-controlled voltage source inverter (VSI) via an output power filter, such as inductive capacitive-inductive (LCL) filter [1, 2] . Due to the filter resonance, the grid current regulation of these VSIs faces a critical challenge of system stability. To alleviate such concerns, the prior arts aimed to reshape the inverter equivalent output impedance by passive or active damping approaches. The passive damping method acts on the LCL filter by inserting the impedance around the filter resonant frequencies at the expense of additional power loss and degradation of filtering attenuation [3] [4] [5] . The active damping (AD) approach is to integrate the damping function into the inverter control so that the inverter equivalent output impedance around the filter resonant frequencies or over the frequency range is increased [2, [6] [7] [8] [9] [10] [11] [12] [13] . Among them, active damping methods are preferred because no additional power consuming resistor is required. However, the performance of active damping in the digitally controlled inverter is sensitive to the ratio between the sampling frequency and the filter resonant frequency [11] . Even worse, the variation of equivalent grid impedance under different grid conditions changes the filter resonant frequency a lot. Thus, more considerations should be paid to wide variation of the ratio between the sampling frequency and the filter resonant frequency [14] . In prior arts, the issue regarding unknown grid impedance was further alleviated by using some improved damping methods, such as robust or hybrid damping schemes [15] [16] [17] .
Due to the existence of equivalent grid impedance, multiple distributed inverters interfacing to the grid with high-order LCL filters, as presented in Figure 1 , could exhibit multiple interactive resonance [18, 19] . The multiple interactive resonances are composed of internal filter resonance, parallel resonance among inverters, and series resonance with the grid. Thus, the distributed power generation system (DPGS) in Figure 1 faces severe challenges of local filter resonance, background harmonics, and multiple interactive resonance [19] . Even when a single inverter is designed to suppress the local filter resonance and comply with the stability requirements, multiple distributed inverters together can have harmonic interactions in the DPGS. Auxiliary converters based on the concept of active damping are helpful to suppress multiple resonances at the point-of-common-coupling (PCC), such as resistive-active power filter (R-APF) [20] and adaptive parallel hybrid-active power filter (P-APF) [21] . However, they do not address the dynamic interaction among sources and/or loads at the same PCC. The dynamic interaction among them impacts the stability and power quality of the DPGS. A well-established technique to analyze such interactive stability problem is by the impedance-based analytical approach: the ratio of the converter output impedance to the load input impedance must satisfy Nyquist stability criterion in order for the DPGS to be stable [22, 23] . In the DPGS, an impedance-based analytical approach is usually applied to incorporate multiple paralleled inverters into a single inverter based on the assumption that all paralleled inverters together with their control function are equal [24, 25] , but it becomes difficult to use when DPG inverters are not equal because the system with different inverters requires a complicated reformulation of the system description [26] .
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The fundamental contribution of this paper is to develop a low-loss active compensator to counteract the negative effects of grid impedance on current-controlled single-phase grid-connected VSI with an LCL filter. The active compensator is realized through a dual unit PCC voltage feedforward control mechanisms (VFFC), in which one is inserted into the inverter current control and the other generates voltage regulation of an additional low voltage source converter (LV-VSC) in series with the filter capacitor. The LV-VSC has no extra passive filtering elements and provides very low volt-ampere (VA). Thus, the inverter efficiency is not sacrificed. The rest of this paper is organized as follows. In Section 2, the rationale of the grid impedance compensator is elaborated. Then, the control strategy is thoroughly elucidated, and the system modeling is studied in Section 3. Simulation results are given in Section 4, and a single-phase inverter prototype with the compensator is built and evaluated in Section 5. Its steady-state and transient behaviors under different grid conditions are examined. Conclusions follow in Section 6.
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Regulation of the LV-VSC
AC Voltage Regulation
Because there are no additional passive LC filter elements in the LV-VSC, the added voltage, ,B , is the output voltage of the LV-VSC and can be realized directly through a unit PCC harmonic voltage feedforward control as shown in Figure 8 . The harmonic voltage components of pcc , pcc,h , are extracted through a notch filter with the center frequency shown in Figure 8 .
Active Damping Function
Although the PCC harmonic voltage, pcc,h , has been feedforwarded to the modulator of the LV-VSC to generate the required voltage, ,B , the stability of the LV-VSC still faces the challenge of filter resonance caused by the LCL filter. Thus, the active damping function is integrated into the LV-VSC controller and suppresses the filter resonance. Among different active damping schemes, the capacitor current-based active damping is preferred to provide a virtual resistor in series at the filter capacitor branch. As shown in Figure 8 , is the active damping gain or the virtual resistance in series at the filter capacitor branch. According to the design criterion in reference [4] , the optimal value of is designed based on the filter resonant frequency. In our case study, it can be designed at the value of 30 Ω.
DC Capacitor Voltage Regulation
The dc capacitor voltage of the LV-VSC can be regulated by balancing the absorbed and released energy through the LV-VSC. As discussed above, the LV-VSC absorbs high-frequency components to emulate the virtual resistance and eliminate the effects of equivalent grid impedance. As shown in Figure 8 , the absorbed high-frequency power is transformed to the line-frequency component by generating a voltage signal in phase with the line-frequency component of the capacitor current so that the dc capacitor voltage is sustained. To make the dc capacitor voltage track the reference value, dc,ref , precisely, the PI controller is adopted. The control bandwidth of dc capacitor voltage regulation can be chosen much lower than the line frequency and does not interact with the inverter current control [35] . 
Modeling Analysis of the Active Compensator
Regulation of the LV-VSC
AC Voltage Regulation
Because there are no additional passive LC filter elements in the LV-VSC, the added voltage, u o,B , is the output voltage of the LV-VSC and can be realized directly through a unit PCC harmonic voltage feedforward control as shown in Figure 8 . The harmonic voltage components of u pcc , u pcc,h , are extracted through a notch filter with the center frequency ω 0 shown in Figure 8 .
Active Damping Function
Although the PCC harmonic voltage, u pcc,h , has been feedforwarded to the modulator of the LV-VSC to generate the required voltage, u o,B , the stability of the LV-VSC still faces the challenge of filter resonance caused by the LCL filter. Thus, the active damping function is integrated into the LV-VSC controller and suppresses the filter resonance. Among different active damping schemes, the capacitor current-based active damping is preferred to provide a virtual resistor in series at the filter capacitor branch. As shown in Figure 8 , R v is the active damping gain or the virtual resistance in series at the filter capacitor branch. According to the design criterion in reference [4] , the optimal value of R v is designed based on the filter resonant frequency. In our case study, it can be designed at the value of 30 Ω.
DC Capacitor Voltage Regulation
The dc capacitor voltage of the LV-VSC can be regulated by balancing the absorbed and released energy through the LV-VSC. As discussed above, the LV-VSC absorbs high-frequency components to emulate the virtual resistance R v and eliminate the effects of equivalent grid impedance. As shown in Figure 8 , the absorbed high-frequency power is transformed to the line-frequency component by generating a voltage signal in phase with the line-frequency component of the capacitor current so that the dc capacitor voltage is sustained. To make the dc capacitor voltage track the reference value, u dc,ref , precisely, the PI controller is adopted. The control bandwidth of dc capacitor voltage regulation can be chosen much lower than the line frequency and does not interact with the inverter current control [35] .
Modeling Analysis of the Active Compensator
Calculation of the feedforwarding voltage, u o,A
Considering the effect of digital delay, u o,A in Figure 5b is calculated as
where the line-frequency component in u o,A is neglected for simplifying the following combination of u o,A and u o,B . Such simplification does not affect the stability analysis because line-frequency component stays away from the control bandwidth of the GC-VSI.
Calculation of the LV-VSC Output Voltage, u o,B
By combining the ac voltage regulation and the active damping function as presented in Figure 8 , the generated output information, u a , is derived.
where e −0.5sT S represents the equivalent sampling delay during processing u pcc and i C , and the transfer function of the notch filter, G NF (s), is written as
where the center frequency ω 0 is obtained from the PLL term and the filter bandwidth ω b determines the responding time.
The output voltage information of the PI controller for regulating the dc capacitor voltage is calculated as
where G PI (s) means the transfer function of PI controller and s s 2 +ω 0 2 is the s-domain function of the sinusoidal signal, cos ω 0 t.
By adding Equation (6) with Equation (8), the modulating voltage of the LV-VSC, ∆U m , is obtained
Thus, the converter output voltage of the LV-VSC becomes
Because the control bandwidth of dc capacitor voltage regulation is much lower than the line frequency, ∆U d is neglected. Then, (10) is simplified into
where the voltage source ∆U o,B is mainly composed of the feedforwarding voltage for grid impedance cancellation and the voltage for damping filter resonance.
Modeling Analysis of the Whole System
By combining Equations (5) and (11), the equivalent circuit is obtained as shown in Figure 9a ,
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where K P is the proportional gain of current regulation, and K ih and ω B are the gain and band of individual resonant frequency ω h . Thus, by combining Figure 8 with (13) and (14), the open loop transfer function of the reshaped inverter is obtained,
where the controller parameters are chosen based on the design criterion in [36] and the virtual resistance is designed as
The open loop transfer function of the inverter by using the capacitor current-based active damping function with unit PCC VFFC (CASE I) can be found in reference [11] . Then, comparative frequency response of T i (s) with and without the grid impedance compensator is plotted in Figure 11 . As seen, without the compensator, although the cutoff frequency of the main inverter is sustained above 0.9 kHz, the phase margin decreases sharply from 60 deg to 16 deg, when the grid impedance increases to 0.1 pu. With the compensator, not only is the cutoff frequency sustained at 1 kHz, but the phase margin is also maintained at 70 deg, even with wide variation of grid impedance. It reveals that the compensator decouples the effect of grid impedance successfully within the filter resonant frequency.
successfully within the filter resonant frequency.
Therefore, by adopting the proposed low-loss active compensator and neglecting the effect of digital delay, the reshaped well-damped GC-VSI with the cancellation of both grid impedance and harmonic grid voltage can be presented in Figure 12 , where the effect of grid impedance has been counteracted, , represents the line frequency component of grid voltage, and current regulation of GC-VSI with a well-damped LCL filter is then eased. Therefore, by adopting the proposed low-loss active compensator and neglecting the effect of digital delay, the reshaped well-damped GC-VSI with the cancellation of both grid impedance and harmonic grid voltage can be presented in Figure 12 , where the effect of grid impedance has been counteracted, u g,0 represents the line frequency component of grid voltage, and current regulation of GC-VSI with a well-damped LCL filter is then eased.
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Therefore, by adopting the proposed low-loss active compensator and neglecting the effect of digital delay, the reshaped well-damped GC-VSI with the cancellation of both grid impedance and harmonic grid voltage can be presented in Figure 12 , where the effect of grid impedance has been counteracted, , represents the line frequency component of grid voltage, and current regulation of GC-VSI with a well-damped LCL filter is then eased. 
Simulation Results
In this section, the simulation study is to verify the control functions of the LV-VSC, and conduct comparative evaluations between CASE I and CASE II as described in Section 3. The simulation is implemented in PSIM software. The parameters are given in Table 1 , in which the dc capacitance of the LV-VSC is chosen to be large enough to mitigate the double frequency ripple at the dc side, and the LCL filter parameters are designed based on the criterion in reference [4] . The current control parameters are chosen properly according to reference [11] . To validate the effectiveness of inverter current control against PCC voltage distortion, a 300 W rectifier load is in shunt at the PCC in the following simulation. Figure 13 presents the inverter output performance under different grid conditions when only active damping function (R v = 30 Ω) of the LV-VSC in Section 3.1.2 is activated. It indicates that the active damping function in the LV-VSC is helpful to stabilize the grid-connected inverter with an LCL filter in relatively strong grid condition. At L g = 0.04 pu (4 mH), the total harmonic distortion (THD) of grid current is sustained at THDi = 1.69%, which benefits from the unit PCC VFFC and PR+HC current regulator. However, with the increase of grid inductance, the grid current is highly distorted due to poor stability under the weak grid condition. To counteract such negative effect of grid impedance on the inverter output performance, ac voltage regulation of the LV-VSC introduced in Section 3.1.1 is activated. Figure 14 shows the simulation results with the grid impedance cancellation function of the LV-VSC enabled. As expected, both the inverter stability and high injected power quality are guaranteed even under very weak grid condition. That matches with the theoretical analysis in Section 3. Figure 15 simulates the dynamic operation of dc capacitor voltage regulation in the LV-VSC. The dc capacitor voltage tracks the reference command at 30 V gradually.
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Experimental Validation
A 125 V, 50 Hz inverter prototype with the proposed grid impedance compensator was built for demonstration purposes and evaluate the system at the scaled-down laboratory level. Figure 17 shows the inverter prototype, where the volume of the compensator is much smaller than the GC-VSI owing to its extremely low volt-ampere (VA) rating. The design parameters are tabulated in Table  1 . The inverter is supplied by an external DC power supply CHROMA 62050H-600S, and controlled by the digital controller, Texas Instruments TMS320F28379D. The experimental inverter setup is shown in Figure 18 , where the inverter is connected to a 220 V, 50 Hz power grid through an isolator for the safety reason. The leakage inductance of the isolator is 0.65 mH. In Figure 18 , an optional − branch is connected in shunt at the PCC to smooth the PCC voltage, which is usually included in the EMI filter. Because the LV-VSC is in series with the utility before the inverter is enabled, it will be activated after the dc capacitor voltage increases gradually to the reference voltage. Thereafter, the inverter will get involved and reach the steady-state operation. 
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Transient Behavior
The transient behavior of the inverter with the proposed active compensator is investigated under the relatively weak grid condition ( = 0.1 pu). The power rating is suddenly programmed from half to full power and vice versa. The corresponding experimental results waveforms are shown in Figure 25 . They indicate that the inverter with the proposed compensator operates well with the power transients. 
Power Consumption of the LV-VSC
Owing to the extreme low dc capacitor voltage, low voltage switching devices are chosen for the LV-VSC, which are MOSFETs FDD86110 (100 V, 50 A) with on-state resistance of 10.2 mΩ. Based on that, Figure 26 shows comparative results of the calculated and measured power loss ( ) between the proposed LV-VSC in series with the filter capacitor and the one in series at the inverter output in Figure 24 . Comparative waveforms with a shunt rectifier load at the PCC (L g = 0.1 pu.) (a) without the proposed method. (b) with the proposed method.
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from switching devices and dc capacitors.
As seen, the power loss of the LV-VSC in [34] increases obviously with the inverter output current because the current through the LV-VSC equals to the inverter output current. However, the power loss of the proposed LV-VSC in series with the filter capacitor is maintained around 1W since the small value of capacitor current through the LV-VSC is independent on the inverter output power. For example, the capacitor current through the proposed LV-VSC is maintained around 0.4 Arms in the case study regardless of the increase of inverter output current. Thus, the efficiency of the entire system is not sacrificed since the VA rating of the proposed impedance compensator is sustained extremely low. 
Conclusions
A low-loss active compensator based on dual unit PCC VFFCs has been proposed to counteract the effects of grid impedance on the inverter current control performance. The grid impedance compensator has been proven to feature (1) Extremely low power loss;
(2) Requiring no additional passive LC filtering components;
(3) Strong harmonic rejection capability against grid disturbance; and (4) Eliminating the negative effects of grid impedance on the inverter current control performance.
Both simulation results and experimental verifications are provided to validate the feasibility of the compensator. It reveals that the inverter stability and injected power quality even under different grid conditions have been enhanced compared with traditional capacitor current-based active damping scheme with unit PCC VFFC. The digitally controlled inverter with the active compensator counteracts the effect of equivalent grid impedance. Although the proposed concept introduces additional hardware and losses, it is thought that the benefits may justify the extra costs in the applications of distributed power generation systems with LCL filter-based grid-connected inverters. 
